新闻中心

EEPW首页 > EDA/PCB > 设计应用 > LOGi FPGA 开发板:可在树莓派和Beaglebone上开发FPGA

LOGi FPGA 开发板:可在树莓派和Beaglebone上开发FPGA

作者:时间:2016-10-18来源:网络收藏

最近在Kickstarter网站上,Valent F(x)团队正在为LOGi 开发板的生产筹备资金。

本文引用地址:http://www.eepw.com.cn/article/201610/308543.htm

LOGi 是fpga开发与arm平台的结合。Valent F(x)团队开发了可以支持上开发的开发板,LOGi系列。它让开发与入门变得简单,同时趋于统一现存硬件接口和开源开发平台,如 Black这两个流行的开源开发平台。

Valent F(x)团队分别针对 Black开发了两个版本的LOGi板,如下图的LOGi-Pi和LOGi-Bone。LOGi-Pi的FPGA板的底部连接器可与树莓派的GPIO头连接,LOGi-Bone的FPGA板有两行的连接器可与Beaglebone Black 2x46引脚头相连接。不需要JTAG或者繁杂的命令,只需要在树莓派或者Beaglebone Black平台的终端输入logi_loader.bit,就可以运行LOGi板。

LOGi-Pi for the Raspberry Pi

LOGi-Pi 的基本技术参数:

Xilinx Spartan 6 LX9 FPGA 9,152 Logic Cells, 16 DSP48A1 Slices, 576Kb RAM

Plug-and-Play Interfacing for the Raspberry Pi 4 Layer Optimized Design to Support Maximum Performance of High Bandwidth Applications Length-tuned GPMC, SDRAM, LVDS Signals

3.3V I/O Regulator and 1.2V Core Regulator

256 Mb SDRAM connected to the FPGA

2x LEDs 2x Push Buttons 2x D Switches

1x High Bandwidth SATA connector expansion, port Length tuned and impedance routed differential signals for maximum bandwidth (Designed for modular LVDS expansion, Not SATA devices - see FAQ on SATA connector)

2x Digilent Inc. PMOD ports supporting 59+ plug-and-play hardware modules

1x Arduino compatible headers connected to the FPGA pins (3.3V only) Supports over 200+ Arduino Shield Modules

10x Length-tuned LVDS Pairs 32 FPGA I/O available through PMOD and Arduino headers

Connection to the SPI Interface of the Raspberry Pi (3.8 MBps maximum Bandwidth)

Connection to 16 I/O of the Raspberry Pi expansion port (including SPI, UART, I2C and GCLK and GPIO).

Bit-Stream loading interface connected to the host processor, optional bitstream FPGA self-loading from onboard Flash.

LOGi-Bone for the Beaglebone

LOGi-Bone的基本技术参数:

Xilinx Spartan 6 LX9 TQFP-144 FPGA 9,152 Logic Cells, 16 DSP48A1 Slices, 576Kb RAM

Beaglebone Black Optimized 4 Layer Optimized Design to Support Maximum Performance of High Bandwidth Applications Length-tuned GPMC, SDRAM, LVDS Signals 3.3v I/O Regulator and 1.2v Core

Regulator 256 Mb SDRAM connected to the FPGA

2x LEDs 2x Push Buttons 2x D Switches

1x High Bandwidth SATA connector expansion port, Length tuned and impedance routed differential signals for maximum bandwidth (Designed for modular LVDS expansion, Not SATA devices - see FAQ on SATA connector)

2x Digilent Inc. PMOD ports supporting 59+ plug-and-play hardware modules

1x Arduino compatible headers connected to the FPGA pins (3.3V only) Supports over 200+ Arduino Shield Modules

Optional GPMC, SPI or I2C port access from the Beaglebone Black

10x Length-tuned LVDS Pairs

Bit-Stream loading interface connected to the host processor, optional bitstream FPGA self-loading from onboard Flash.



评论

技术专区

关闭