新闻中心

EEPW首页 > 嵌入式系统 > 设计应用 > 基于LPC1311设计的Cortex-M3 CPU USB接口方案

基于LPC1311设计的Cortex-M3 CPU USB接口方案

作者:时间:2010-05-21来源:网络收藏

NXP /13/42/43 是 的微控制器,具有高度集成和低功耗,可用于嵌入式应用。工作频率高达72MHz,单电源2.0V-3.6V工作,内置了嵌套中断向量控制器(NVIC),多达32KB闪存,多达8KB数据存储器,设备,快速模式I2C总线,一个UART,四个通用定时器和多达42个GPIO引脚。主要应用在电子测量,照明,告警系统和白色家电。本文介绍了/13/42/43主要特性,方框图,时钟发生方框图以及自供电框图和总线供电框图。

The /13/42/43 are ARM based microcontrollers for embedded applications featuring a high level of integration and low power consumption. The ARM is a next generation core that offers system enhancements such as enhanced debug features and a higher level of support block integration.

The LPC1311/13/42/43 operate at frequencies of up to 72 MHz. The ARM Cortex-M3 incorporates a 3-stage pipeline and uses a Harvard architecture with separate local instruction and data buses as well as a third bus for peripherals. The ARM Cortex-M3 CPU also includes an internal prefetch unit that supports speculative branching.

The peripheral complement of the LPC1311/13/42/43 includes up to 32 kB of flash memory, up to 8 kB of data memory, USB Device (LPC1342/43 only), one Fast-mode Plus I2C-bus interface, one UART, four general purpose timers, and up to 42 general purpose I/O pins.

LPC1311/13/42/43主要特性和优势:

ARM Cortex-M3 processor, running at frequencies of up to 72 MHz.

ARM Cortex-M3 built-in Nested Vectored Interrupt Controller (NVIC).

32 kB (LPC1343/13)/16 kB (LPC1342)/8 kB (LPC1311) on-chip flash programming memory.

8 kB (LPC1343/13)/4 kB (LPC1342/11) SRAM.

In-System Programming (ISP) and In-Application Programming (IAP) via on-chip bootloader software.

Selectable boot-up: UART or USB (USB on LPC134x only).

On LPC134x: USB MSC and HID on-chip drivers.

Serial interfaces:

USB 2.0 full-speed device controller with on-chip PHY for device (LPC1342/43 only).

UART with fractional baud rate generation, modem, internal FIFO, and RS-485/EIA-485 support.

SSP controller with FIFO and multi-protocol capabilities.

I2C-bus interface supporting full I2C-bus specification and Fast-mode Plus with a data rate of 1 Mbit/s with multiple address recognition and monitor mode.

Other peripherals:

Up to 42 General Purpose I/O (GPIO) pins with configurable pull-up/pull-down resistors.

Four general purpose counter/timers with a total of four capture inputs and 13 match outputs.

Programmable WatchDog Timer (WDT).

System tick timer.

Serial Wire Debug and Serial Wire Trace port.

High-current output driver (20 mA) on one pin.

High-current sink drivers (20 mA) on two I2C-bus pins in Fast-mode Plus.

Integrated PMU (Power Management Unit) to minimize power consumption during Sleep, Deep-sleep, and Deep power-down modes.

Three reduced power modes: Sleep, Deep-sleep, and Deep power-down.

Single power supply (2.0 V to 3.6 V).

10-bit ADC with input multiplexing among 8 pins.

GPIO pins can be used as edge and level sensitive interrupt sources.

Clock output function with divider that can reflect the system oscillator clock, IRC clock, CPU clock, or the watchdog clock.

Processor wake-up from Deep-sleep mode via a dedicated start logic using up to 40 of the functional pins.

Brownout detect with four separate thresholds for interrupt and one threshold for forced reset.

Power-On Reset (POR).

Integrated oscillator with an operating range of 1 MHz to 25 MHz.

12 MHz internal RC oscillator trimmed to 1 % accuracy over the entire temperature and voltage range that can optionally be used as a system clock.

Programmable watchdog oscillator with a frequency range of 7.8 kHz to 1.8 MHz.

System PLL allows CPU operation up to the maximum CPU rate without the need for a high-frequency crystal. May be run from the system oscillator or the internal RC oscillator.

For USB (LPC1342/43), a second, dedicated PLL is provided.

Code Read Protection (CRP) with different security levels.

Unique device serial number for identification.

Available as 48-pin LQFP package and 33-pin HVQFN package.

LPC1311/13/42/43应用:

eMetering

Lighting

Alarm systems

White goods


上一页 1 2 下一页

评论


相关推荐

技术专区

关闭